

Second generation current conveyors (CCII) Design and Characteristics

¹I. Eldbib, and ²A. Shaglouf

¹Department of Communications Engineering, College of Electronic Technology, BaniWalid, Libya.

²Department of Medical Equipments Engineering, Faculty of Medical Technology, Misurata, Libya.

Abstract

Second generation current conveyors (CCII) based topologies presented in the literature have been studied in order to improve performance. This work goes through the design flow of CCII topology, some circuit solutions also presented, to reach low voltage (LV) low power (LP) CCII. To improve current linearity between x and z nodes, the self cascode techniques has used to construct topology of CCII with good accuracy.

Keywords: Current Conveyors, Self cascode, Composite transistor.

1. Introduction

In current mode architecture, the CCII can be considered the basic building block because all the active devices can be made of suitable connection of one or two CCII. This work goes through the design flow of CCII based current mirror topology explaining strategy of CCII design, started with basic level technique to reduce power consumption and in the same time keeping or improving the circuit performance. Next, self cascode technologies in low voltage CMOS design studied to design CCII. Second generation current conveyors (CCII) working at low supply voltage with reduced power consumption (in the μW range) and high accuracy are investigated and simulated.

2. Current Mirror based CCII

Traditional n-MOS current mirror shown in Figure 1 [1] can be seen as a CCII.




Figure 1. a) nMOS current mirror. b) small signal equivalent circuit.

Considering the circuit depicted in Figure 1, the V_{G2} determined as a function of the V_Y :

$$v_{G2} = \frac{R_{I1}}{R_{I1} + \frac{r_{01}}{1 + g_{m1}r_{01}}} v_Y \cong v_Y \quad 1$$

At X node V_X can be expressed as a function of the voltage at M2 gate and $V_{G2}=V_Y$:

$$A_v = \frac{v_X}{v_Y} = \frac{g_{m2}r_{02}R_X}{1 + g_{m2}r_{02}R_X} \cong 1 \quad 2$$

I_X and I_Z currents are equal, as cleared from the small signal equivalent circuit Figure 1:

$$A_i = \frac{i_z}{i_x} = 1 \quad 3$$

Impedance at Y node is given by:

$$r_Y = R_{I2} // \left(\frac{1}{g_{m1}} + R_{I1} \right) \quad 4$$

X node impedance is affected by the load connected to Z node, while the impedance seen at Z terminal is related to the load connected to X node. X and Z impedances as following:

$$r_x \cong \frac{r_{o2} + R_z}{1 + g_{m2}r_{o2}} \cong \frac{1}{g_{m2}} \quad 5$$

If $r_{o2} \gg R_z$

$$r_x \cong r_{o2} + (1 + g_m r_{o2}) R_x \quad 6$$

In Figure 2a negative CCII has been implemented, it is possible to add a current mirror as pictured in Figure 2b, I_x and I_z flow in the same direction performing the CCII+ operation




Figure 2 a) Current mirror used for **b)** Class AB CCII based on positive CCII implementation. current mirrors.

The topology presented in Figure 2a can be doubled to obtain a class AB current conveyor, shown in Figure 2b. in this circuit, obviously, I_1 and I_2 have to be equal [2]-[3]. The input voltage V_Y is transferred to the output voltage V_X of the follower precisely by considering the product

$g_{m,ro}$ much greater than 1, the voltage characteristic is very close to the ideal one:

$$A_v = \frac{v_y}{v_x} = 1 + \frac{1}{(g_{m3} + g_{m4})(r_{o3}r_{o4})} \cong 1 \quad 7$$

The current mirrors (M5-M6) and (M7-M8) are transferring the current from the X terminals of the current conveyors to their Z terminals. In this case, the quiescent current in all the branches is set by aspect ratios as expressed:

If $g_{m5} = g_{m7}$ and $g_{m6} = g_{m8}$

$$A_i = \frac{i_z}{i_x} \cong \frac{g_{m3}g_{m6}g_{m7} + g_{m4}g_{m5}g_{m8}}{g_{m5}g_{m6}(g_{m3} + g_{m4})} = 1$$

or

$$A_i = \frac{i_z}{i_x} = \frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_5} = \frac{\left(\frac{W}{L}\right)_8}{\left(\frac{W}{L}\right)_7} \quad 8$$

If current gain will be set to 1, the circuit will operate as current follower. The input resistance is:

$$r_x \cong \frac{1}{g_{m3} + g_{m4}} \quad 9$$

The impedance seen at Z node is typically high and given by:

$$r_z \cong \frac{r_{o7}r_{o8}}{r_{o7} + r_{o8}} \quad 10$$

AB current mirror current conveyor shown in Figure 2b was modified as shown in Figure 3, simulation and the values were summarized in Table 1. The main advantage of this circuit is a wide bandwidth obtained with relatively low biasing currents but has drawback is represented by the limited dynamic range because of:

$$V_{\min} = V_{THP} + V_{THN} + 2V_{DSAT} \quad 11$$

Self cascode current mirror has introduced in [4] as shown in Figure 5a with advantage of high output impedance comparing to the simple one, to reduce input voltage of self cascode current mirrors, low voltage current mirror has been introduced as shown in Figure 5b, the input node is source of M1, instead of its gate. Thus, V_{in} is no more V_T -limited. This is an appreciable feature in low-voltage analog design, since V_{in} , can be very close to 0V. An implementation of the circuit principle is shown in Figure 5c, where careful design to eliminate current error and achieve $I_{out}=I_{in}$, this current mirror will show output impedance comparable with that of a conventional double cascode current mirror with low voltage input. the aspect ratios have to set as $(W/L)_2 = (W/L)_4 = m(W/L)_6$, $(W/L)_3 = (m-1)(W/L)_5 = (m-1)(W/L)_1$ and $(W/L)_7 = W/L)_8 = (W/L)_9$, $m > 1$ [5].






Figure 6 CCII based low voltage self cascode current mirror.


NMOS and PMOS versions of low voltage self cascode current mirrors of Figure 5c employed to construct CM CCII based self cascode current mirrors as shown in Figure 6 [6]. The advantage of self cascode here is that using the advantage of output resistance of composite transistor to get higher output resistance to improve current linearity between x and z nodes and hence minimizing the portion of i_x which is lost on output transistors. Figure 7 depicts simulations; the main performance characteristics are summarized in Table 2 which reports a comparison with conventional CCII based current mirrors.




a) Xnode voltage and Ynode.




b) Current transfer ratio i_z/i_x .



c) input impedance $r_{in,x}$.



d) I_x and I_z linearity.

(e) Output resistance Z normalized in dB.**Figure 7** CCII based low voltage self cascode current mirror characteristics simulation**Table 2** CCII based low voltage self cascode CM characteristics

Characteristics	Composite Transistor CCII	Conventional CCII Based CM
Voltage Supply	± 1.5 V	± 1.5 V
Power Consumption	70 μ W	95 μ W
3dB Bandwidth	320 MHz	200 MHz
Dynamic Range	-110 mV, +300 mV	-180 mV, +180 mV
Node X Parasitic Resistance	3.3 K Ω	2.5k Ω
Node Z Parasitic Resistance	2 M Ω	850 K Ω

3. Conclusion

This work has mainly focused on circuit design techniques that would permit the implementation of CCII at low power supply voltages in CMOS technology. The primary limitations of analog circuits at low voltage are a large threshold voltage, large channel length modulation, and poor analog modelling. The last two limitations are caused by short-channel technology. The best solution to the large channel length modulation problem is the composite transistor (self cascode). Self-cascode technique provides wide input and output swing and high current transfer accuracy within a wide current range. The advantages of self-cascode circuits are numerous, and include the ability to implement a low voltage CCII with good performance characteristics. Simulations proved that self cascode current mirrors can be used to build low-voltage high-linearity, high current- efficiency current output stages, these structures are

also suitable for low-voltage design of other current-output-based active devices, such as current conveyor based operational amplifiers.

Nomenclature:

g_m : Gate transconductance [S],

I_x : X node current (input current), [A],

I_z : Z node current (input current) [A],

L: Channel length [m],

R: Resistance [Ω],

r_x : X node impedance[Ω],

r_z : Z node impedance[Ω],

R_y : Y node impedance[Ω],

r_o : Output resistance [Ω],

V_G : Gate voltage [V],

V_T : Threshold voltage [V],

V_y : Y node voltage (input voltage) [V],

v_x : X node voltage [V],

W : Channel width [m].

References

1. A. Sedra, G. W. Roberts. "Current-conveyor theory and practice", analogue IC design: The current mode approach. Peter peregrinus, London, 1990.
2. Fabre, A., and Alami, M. "A precise macromodel for second generation current-conveyors", IEEE Trans. Circuits and System, (1997), pp. 639–642.
3. C. Toumazou, F. J. Lidgey and C.A. Makris, "Extending Voltage-Mode Op-amps to Current-Mode Performance", IEE Proc.Pt. G, 137 (2), pp. 116-130, 1990.
4. Galup-Montoro, C., Schneider, M. C. and Loss, I. J. B. "Series-Parallel association of FET's for high gain and

- high frequency applications”, IEEE J. Solid-state Circuits, vol. 29, no. 9, 1994, pp. 1094-1101.
5. G. Palmisano, G. Palumbo, S. Pennisi, “High linearity CMOS current output stage”, Electronics Letters, 31, 1995, pp. 789-790.
 6. I. Eldbib, J. Brzobohaty, “Low voltage current conveyor techniques”, Proceeding of 14th conference EEICT 2008, vol. 4, pp. 348-352.